qyliss changed the topic of #spectrum to: A compartmentalized operating system | https://spectrum-os.org/ | Logs: https://logs.spectrum-os.org/spectrum/
danderson has quit [Ping timeout: 264 seconds]
danderson has joined #spectrum
pie__ has joined #spectrum
pie_ has quit [Ping timeout: 240 seconds]
pie__ has quit [Ping timeout: 240 seconds]
pie_ has joined #spectrum
pie_ has quit [Ping timeout: 265 seconds]
pie_ has joined #spectrum
pie_ has quit [Ping timeout: 276 seconds]
pie_ has joined #spectrum
pie_ has quit [Ping timeout: 245 seconds]
Shell has quit [Quit: ZNC 1.7.4 - https://znc.in]
qyliss has quit [Quit: bye]
Shell has joined #spectrum
qyliss has joined #spectrum
zakx_ is now known as zakx
zakx has quit [Changing host]
zakx has joined #spectrum
spacekookie has quit [Quit: **agressive swooshing**]
spacekookie has joined #spectrum
pie_ has joined #spectrum
ehmry has quit [Ping timeout: 245 seconds]
ehmry has joined #spectrum
<pie_> is that good or bad
<pie_> i think this is the kind of stuff we were trying to avoid right? or are these secure enclave things not inherently bad
<multi> qyliss: does the talos II's silicon have that feature available?
<Shell> this is a similar sort of thing to Intel SGX, right?
<pie_> thats the initial impression. some quick googling yields this possibly useful https://www.reddit.com/r/OpenPOWER/comments/7vyq5r/power_architecture_ultravisor_state/
<qyliss> pie_: Secure Enclave can be good!
<qyliss> I use mine
<Shell> do we know is this new firmware is to be open-source?
<pie_> damn lol looks like they used bluespec for some stuff?
<pie_> 3.2.3. BUILDING THE ACM BLUESPEC FPGA MODEL OF A POWER PC SERVER PROCESSOR ........................................................................................................... 9
<qyliss> multi: > A new ISA release will include the PEF RFC02487 changes.
<qyliss> So I assume not currently
<Shell> "This firmware, which we refer to as the Ultravisor, will be open sourced to provide increased transparency and to allow the community to review and strengthen its security." yay!
<pie_> qyliss: huh. havent seen this before.
<qyliss> Although, who knows when the documentation was written
<hyperfekt> 'ultravisor' sounds pretty cool but essentially this is hypervisor nesting iiuc?
<pie_> 3.2.3.BUILDING THE ACM BLUESPEC FPGA MODEL OF A POWER PC SERVER PROCESSOR This approach was done by modifying an existing Bluespec PowerPCserver class processor model. A demonstration was run on a Verilog simulator and was shown atthe DHS S&T PI meeting in December 2014. The architecture of the ACM Bluespec model isshown in Figure 3.
<pie_> i wonder if bluespec was still haskell in 2014
<hyperfekt> so essentially the question if this is good or bad rests on your opinion of the ultravisor firmware?
<qyliss> hyperfekt: well, my understanding is that the ultravisor does less
<hyperfekt> qyliss: Ah yes, on second read. I like the concept. Just unfortunate that there's only a single trust domain apparently? And what's the difference to stuff like AMD SEV and Intel TME?
<qyliss> Not sure